Skip to main content
Logical OR across all wired inputs. Emits true when at least one wire is truthy at the selected moments. Sibling of Assert (every wire truthy) and Refute (at least one wire falsy).

Inputs

  • Data / default in — the wires to OR together.
  • Date — optional. When wired, evaluation happens at that exact date and the As-of moments setting is ignored.

Configuration

  • As-of moments — pick any non-empty subset of Today, Oldest, Latest, Latest defined. Each wire is evaluated at every selected moment; the wire passes if the value is truthy at any of them.
  • Use loop date — shown only inside a loop, on by default: each wire is narrowed to the iteration’s date and the As-of moments are ignored. Turn it off to use the As-of moments even inside the loop.

Outputs

  • Result — one boolean per dated-property id seen across the inputs. For the typical single-id case, this is one DP.

Tips

  • Picking multiple moments makes Any quite loose (“matched at any of these distinct points”). That’s usually fine because Any tends to compose Asserts/Refutes.

Ports